» » Cadence SPB OrCAD 16.60.054 Hotfix

Information of news
11-08-2015, 12:39

Cadence SPB OrCAD 16.60.054 Hotfix

Category: Software

Cadence SPB OrCAD 16.60.054 Hotfix

Cadence SPB OrCAD 16.60.054 Hotfix | 1.6 Gb

Cadence Design Systems Ltd., a world-renowned provider of EDA software, has released an hotfix 54 for Cadence SPB OrCAD 16.60, software a comprehensive package design of electronic circuits, analog and digital simulation, IC design of programmable logic and custom circuits, as well as the development and preparation for the production of printed circuit boards.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.

This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry's first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.

DATE: 07-31-2015 HOTFIX VERSION: 054
694479 CONCEPT_HDL OTHER Need version control of symbols in DE-HDL
695025 CONCEPT_HDL OTHER Version option of Add Component should filter mismatched versions
1004049 CONCEPT_HDL OTHER Grouping of PACK_TYPE specific symbols by version in Version and Version List
1357843 ALLEGRO_EDITOR PLACEMENT The net association of a via changes when a replicated circuit is placed using Place Replicate
1367917 CONCEPT_HDL CORE The PIN_TEXT property of a symbol increases in size when rotated at 90, 180, or 270 degrees
1405364 ALLEGRO_EDITOR EDIT_ETCH Slide Via snaps to the near by vias
1412635 APD DATABASE APD crashes on saving design
1413214 FSP FPGA_SUPPORT Need spreadsheet rules to support FPGA devices
1427732 SIG_INTEGRITY SIGNOISE Constraint Manager does not display results of Xtalk simulation
1430416 ORBITIO OTHER Importing a .sip database to OrbitIO should also import the shapes.
1435246 ALLEGRO_EDITOR SHAPE Shape shorts with signal net in artwork in SPB166 Hotfix 50
1437479 CONCEPT_HDL PDF The Publish PDF form appears truncated when the screen display is set to "Medium - 125%"
1438848 APD OTHER Layers of a module, mirrored using the Mirror Geometry command, change on refreshing the module
1439536 SCM IMPORTS On running Import Physical on a .sip file with a die abstract, wrong pin names are generated
1440332 ALLEGRO_EDITOR ARTWORK The oblong slot hole changes size in the IPC2581 output
1441408 PCB_LIBRARIAN VERIFICATION About Release command could not read NC_PINS property in Part Classification
1443224 CONCEPT_HDL CORE Rotated Text appears bigger in size compared to the normal text.
1444562 CONCEPT_HDL CORE Use of Synonym not shorting nets
1444932 ALLEGRO_EDITOR INTERFACES When exported to PDF, the octagonal pads in a padstack are larger than their size in Allegro PCB Editor
1445606 CONCEPT_HDL CORE Make the Component Revision Manager UI similar to LRM in ADW Flow
1445925 ORBITIO ALLEGRO_SIP_IF Merge Update of a SiP File failed
1446259 ALLEGRO_EDITOR INTERFACES Export PDF prints a big square box instead of a frectangle on the board
1446792 CONCEPT_HDL CORE BOM-HDL: How to output attributes attached to the instances of reuse blocks
1446866 ALLEGRO_EDITOR REPORTS IMPEDANCE_RULE values not being extracted in reports
1447863 FSP MODEL_EDITOR Ability to assign clock pin to QBC
1448802 ALLEGRO_EDITOR EDIT_ETCH PCB Editor crashes on routing across constraint region boundary
1449255 ALLEGRO_EDITOR OTHER Edit > Change causes Allegro PCB Editor to crash.
1450470 ALLEGRO_EDITOR EDIT_ETCH Return path vias: need provision to specify spacing value of less than 1

About Cadence Design Systems, Inc.

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.

Name: Cadence SPB OrCAD
Version: (32bit) 16.60.054 Hotfix

Interface: english
OS: Windows XP / Vista / Seven
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.053
Size: 1.6 Gb
Download link:

Buy Premium From My Links To Support Me & Download with MaX SPeeD!



Site BBcode/HTML Code:
Dear visitor, you went to the site as unregistered user.
We recommend you Sign up or Login to website under your name.
Would you like to leave your comment? Please Login to your account to leave comments. Don't have an account? You can create a free account now.

Tag Cloud

archive of news

free html hit counter