Cadence Design Systems Ltd., a world-renowned provider of EDA software, has released update (HF59) for Cadence SPB OrCAD 16.60, software a comprehensive package design of electronic circuits, analog and digital simulation, IC design of programmable logic and custom circuits, as well as the development and preparation for the production of printed circuit boards.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.
This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry’s first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.
CCRID PRODUCT PRODUCTLEVEL2 TITLE
1181942 SIP_LAYOUT ASSY_RULE_CHECK ADRC reports different results from the spacing set-up
1328452 ALLEGRO_EDITOR INTERACTIV When changing the shape type, Right-click - Next does not work for subsequent changes
1441502 GRE IFP_INTERACTIVE Design partition cannot be imported.
1457920 SIP_LAYOUT OTHER Wire Bond Import is not working correctly with discrete parts
1464865 CONCEPT_HDL CONSTRAINT_MGR For identical nets, topology in DE-HDL CM is different from the topology in PCB Editor CM
1467365 ALLEGRO_EDITOR OTHER Cadence cshrc for LINUX has an extra space in it.
1473744 ALLEGRO_EDITOR INTERACTIV The 'Chamfer' function does not work correctly if the second Trim Segment value is specified instead of the first.
1475599 SIP_LAYOUT SYMB_EDIT_APPMOD Refresh co-design die of an enlarged die is not placed correctly
1476284 CONSTRAINT_MGR OTHER Changes with Tpoint pairing not being propagated to the brd file
1476528 ORBITIO ALLEGRO_SIP_IF While translating a .mcm to OrbitIO, the error 'allegro2orbit.exe has stopped working' is thrown
1476855 ALLEGRO_EDITOR DATABASE Trying to import Netlist, getting SPMHNI-194 error
1476920 CONCEPT_HDL OTHER Genview consistently fails in some indeterminant manner.
1478111 F2B DESIGNVARI Hierarchical block variant not shown in testcase with S57 although it was working with 2015 release
1478225 SIP_LAYOUT DIE_EDITOR IOP incorrectly rotates pins at a co-design die
1478465 SIP_LAYOUT WIREBOND Ability to set default bond wire option to on for wirebond import/export commands
1478994 SIP_LAYOUT SKILL axlUIMenuChange does not work on Linux
1479023 CONSTRAINT_MGR OTHER The cmDiff reports different data when files are reversed in UI
1479785 ORBITIO ALLEGRO_SIP_IF brd file does not get loaded in OrbitIO
1480367 SIG_INTEGRITY OTHER Differential pair extraction SKILL error, 'parseString: argument #1 should be either a string or a symbol'
1480538 SIP_LAYOUT DIE_EDITOR CTE compensation is limited to 3 decimal places, can that be increased
1481109 APD MANUFACTURING control Package Design Integrity for snapping the via to pin
1482771 SIP_LAYOUT WIREBOND Fingers and wires cross when moving the guide path
About Cadence Design Systems, Inc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.